

CALIBRATION OF ISOLATED ANALOG-TO-DIGITAL CONVERTERS

CROSS-REFERENCE TO RELATED APPLICATIONS

09/09/02 12:07:12 10
JB 4/26/02

[1] The present application contains subject matter related to that in copending U.S. Patent Application Serial No. 09/834,630, filed on April 16, 2001, entitled "CAPACITIVELY COUPLED REFERENCES FOR ISOLATED ANALOG-TO-DIGITAL CONVERTER SYSTEMS" and U.S Patent Application Ser. No. 09/690,981, filed October 18, 2000, entitled "*Providing Power, Clock and Control Signals as a Single*" ~~"FULL DUPLEX COMMUNICATION CHANNELS FOR ISOLATED ANALOG-TO-DIGITAL CONVERTER SYSTEMS"~~ *Combined Signal Across an Isolation Barrier in an A/D,* both of which are incorporated herein by reference.

FIELD OF THE INVENTION

[2] The present invention relates to analog-to-digital converters. In particular, the present invention is directed toward calibration of isolated analog-to-digital converters.

BACKGROUND OF THE INVENTION

5 [3] Measurement data collected by isolated analog-to-digital converters (ADCs) in multiple data channels may be related. Data from the isolated ADCs may be transmitted to a microcontroller or programmable logic device for centralized processing. The gain and offset of individual channels relative to one another is an issue which may require attention. Such applications are precise, cost-sensitive applications where providing each ADC with a precise reference is not an affordable solution.

10 [4] ADCs are known to need isolation in applications subject to different voltage levels. The reference voltage of an ADC is not necessarily the same as the reference voltage which would be observed by an outside observer (e.g., relative to absolute ground). Moreover, the recording equipment processor used with an
15 ADC may work with another power supply, and the various power supplies may be very different both in voltage levels and in power supply characteristics.

20 [5] For example, in a power meter chip, used to measure power consumption (e.g., in a residential or business metering or measuring system) with one or three phases, there may be provided a ground line and a live line. The live line may have a potential,

5

10-15

20

at a much lower potential. Similarly, in medical systems, voltage isolation may be required as a fail-safe to prevent a patient from being electrocuted due to potential differences between various medical monitoring devices connected to a patient.

5 [8] Referring to Figure 1, measurement system 9 may include a digital signal processor (DSP) 11, link chip 12, capacitor C1 13, analog-to-digital converter (ADC) and link chip 15, and a sensor 16. Sensor 16 may comprise any one of a number of known analog sensors for measuring a particular parameter (e.g., temperature, pressure, voltage, amperage, power consumption, or the like).

10 [9] Analog-to-digital converter (ADC) and link chip 15 may convert the analog output of sensor 16 to a digital value (typically a one-bit data stream) and outputs this data stream to a digital signal processor (DSP) 11 via link chip 12 and isolation capacitor 13. In
15 addition to digital data values transmitted from analog-to-digital converter (ADC) and link chip 15 to digital signal processor (DSP) 11, other signals may need to be exchanged between the two chips.

20 [10] For example, clock signals and control signals (including calibration signals or voltage levels) may be transmitted from digital signal processor (DSP) 11 to analog-to-digital converter (ADC) through link chip 15. In addition, digital signal processor

(DSP) 11 may need to provide power supply voltage to analog-to-digital converter through link chip 15. In the prior art, additional signal lines may be required for such additional signals, increasing the complexity and cost of the device.

5 [11] In many applications it may be necessary to isolate analog-to-digital converter (ADC) from link chip 15 and digital signal processor (DSP) 11 due to differences in voltage potential. An isolation capacitor 13 may be employed to isolate the voltage potential between analog-to-digital converter and link chip 15 and digital signal processor (DSP) 11.

10 [12] Figure 2 is a block diagram of another embodiment of a measurement system 19 of the prior art. Measurement system 19 includes a digital application specific integrated circuit (ASIC) or programmable logic device (PLD) 21 such as a digital signal processor and link chip, a resistor 22, capacitor 23, transformer 24, analog-to-digital converter (ADC) 25 and capacitor 26.

15 [13] ASIC or PLD 21 may include a transmitter 27 and receiver 29 coupled to each other through switch 28. Data may be selectively transmitted and received over the connection between ASIC or PLD 21 and ADC 25. In addition, ASIC or PLD 21 may provide power to ADC 25 through this same link.

[14] ADC 25 may include a diode 30 and a rectifier 31. Signals from secondary winding 33 of transformer 24 may be rectified by rectifier 31 and diode 30 to produce a voltage a capacitor 26 which in turn is the power supply for ADC 25.

5 [15] As in the embodiment of Figure 1, transmitter 27 may transmit to primary winding 32 of transformer 24 a square wave which may be partially blocked or distorted by capacitor 23 from transformer 24. ADC 25 may detect a pause during the tri-state operation and takes over the data link, sending data and status back to receiver 29. During this take-over period, however, voltage at power supply 26 may droop significantly if many bits are transmitted, and full logic levels may not re-establish themselves.

10 [16] In addition, an isolated ADC may require an accurate low noise reference voltage from, for example, a microcontroller. If the ADC is rendered in CMOS, a superquality voltage reference may be required for the ADC to accurately measure analog values. CMOS circuitry may be more susceptible to drift due to temperature variations and the like, as well as initial accuracy of measurement.

5 [17] Further, in order to perform an absolute accurate conversion with an isolated ADC, it may be necessary to send an accurate low noise reference voltage across the isolation barrier. If the ADC is rendered in CMOS, a superquality voltage reference may be required for the ADC to accurately measure analog values. CMOS circuitry may be more susceptible to drift due to temperature variations and the like, as well as initial accuracy of measurement. A better reference, therefore, may be implemented on the isolated side.

10 [18] Moreover, in some applications, it may be necessary to provide multiple isolated ADCs with precisely matched gains for acquiring related signals such that conversion data are known to be exactly at the same scale. These may be ratiometric measurements between several isolated points. Prior art techniques may use separate chips for each ADC side to provide a reference signal. However, such a solution creates extra cost and increases complexity and size of the overall circuitry.

SUMMARY OF THE INVENTION

20 [19] Related measurement data collected by isolated analog-to-digital converters in multiple channels may be transmitted to a

5

10 FEB 1968

20

the first and second transformers, whereby the transformers isolate the data processing systems from the respective analog-to-digital converters.

[22] First and second analog-to-digital converters may be referenced to respective local grounds, which may be at very different potentials. In normal operation, the respective analog-to-digital converters may employ on-chip CMOS bandgap references. These references have relatively high temperature drift and time drift characteristics. Such references may be calibrated with precisely matched inputs from the first and second resistors.

[23] The resistors may be manufactured on a common substrate which features good thermal conduction and electrical insulation characteristics. Chips comprising ADC may be provided with silicon thermal meters. The apparatus may then be subject to a two-temperature factory calibration. The ratio variation of the first and second resistors over temperature and time may be less than 100 ppm.

[24] Since the first and second resistors carry substantially the same current the ADCs do not drawing much current from the first and second resistors, a pair of ratio matched voltages is established with the first and second resistors for the calibration

of the CMOS bandgap references in the respective ADCs to the
aforementioned desired accuracy level.

BRIEF DESCRIPTION OF THE DRAWINGS

[25] Figure 1 is a block diagram of a measurement system of the
prior art.

[26] Figure 2 is a block diagram of another embodiment of a
measurement system 19 of the prior art.

[27] Figure 3 is a block diagram of a two channel isolated analog-
to-digital converter system of the present invention.

[28] Figure 4 is a block diagram of a two channel isolated analog-
to-digital converter system of the present invention illustrated in
a power metering application.

DETAILED DESCRIPTION OF THE INVENTION

[29] Referring now to Figure 3, there is shown a block diagram of a two channel isolated analog-to-digital converter system 139, wherein the analog-to-digital converters 143 and 153 are isolated from the microprocessor or programmable logic device 141 by first and second transformers 142 and 152, respectively.

[30] System 139 includes a microprocessor or programmable logic device 141 which is coupled to first and second analog-to-digital converters 143 and 153 through respective first and second transformers 142 and 152. A current limiting/isolating resistor R_L 145 may limit overall current and isolate the two calibration resistors R_1 144 and R_2 146 from one another. First and second calibration resistors R_1 144 and R_2 146 may be coupled to the outputs of analog-to-digital converters 143, and 153, respectively.

[31] First and second analog-to-digital converters 143, and 153 may be referenced to respective local grounds GND1 and GND2, which may be at very different potentials. In normal operation, the respective analog-to-digital converters 143 and 153 may employ on-chip CMOS bandgap references. These references have relatively high temperature drift and time drift characteristics. Such

references may be calibrated with precisely matched inputs from first and second resistors 144 and 146.

5 [32] Resistors 144 and 146 may be manufactured on a common substrate which features good thermal conduction and electrical insulation characteristics. Chips comprising ADCs 143 and 153 may be provided with silicon thermal meters. The apparatus may then be subject to a two-temperature factory calibration. The ratio variation of the first and second resistors over temperature and time may be less than 100 ppm.

10 [33] Since the first and second resistors carry substantially the same current, with the ADCs not drawing much current from the first and second resistors, a pair of ratio matched voltages is established with the first and second resistors for the calibration of the CMOS bandgap references in the respective ADCs to the
15 aforementioned desired accuracy level. Thus, a low cost alternative for calibrating isolated ADCs in multiple gain channels using multiple precise references is provided.

20 [34] The present invention has particular application in instances where multiple ADCs must have precisely matched gains. An example of this is a residual current device which is designed to detect a small difference between two almost equally large currents in the

"line" (e.g., hot) and neutral wires in an AC power circuit (e.g., ground fault detection and the like). The gains of the ADCs may need to be closely matched, although the absolute gains of the ADCs may not need to be so accurate.

5 [35] One implementation of such a system is to provide each ADC with a precise reference, which eliminates the bulk of the gain drift of a CMOS ADC. However, such an approach could be expensive. In the present invention, the ADCs may be periodically gain-calibrated with matched inputs from the pair of matched precision resistors R_1 and R_2 as set forth above. The relative gains of the two ADCs will thus be closely matched to one another, while the absolute gain may be less relevant.

10 [36] After initial testing calibration, the gains of the two ADCs are known. The two ADCs measure and record the ratio of R_1/R_2 .
15 Later, in field operation, the ratio of R_1/R_2 is assumed to be unchanged while the gains of the ADCs may have drifted. In a relative gain calibration, the ADCs measure the ratio R_1/R_2 again, and any changes in the result is attributed to the gain drift of the ADCs. It may be further assumed that one of the ADCs (e.g.,
20 ADC2) is the one that has drifted, and its gain may then be calibrated to match the other ADC. Again, relative gain of one ADC to another may be more important than absolute gain.

[37] While this scheme may not reduce absolute gain error of the ADCs, it does reduce the relative gain error between the ADCs to the drift of the ratio of the precision resistors. Note that any change to the potential of GND2 with respect to GND1 does not affect ratio measurement. The only requirement for the ratio measurement to be accurate is that the ADCs do not draw current from the resistor chain at the instant of sampling.

[38] Figure 4 is a block diagram of a two channel isolated analog-to-digital converter system of the present invention illustrated in a power metering application. In Figure 4, ADC 143 may measure current through "HOT" 220VAC line 420, for example, by measuring a voltage drop across resistor 440. Similarly, ADC 153 may measure current through "NEUTRAL" 220VAC line 410, for example, by measuring a voltage drop across resistor 430.

[39] As the ADCs 143 and 153 are precisely matched, any difference in detected current can be measured as a ground fault, for example. Note that the absolute gain of the ADCs is irrelevant in such an application, only the relative gains need be precisely matched. Also note that ADC 143 may be tied to "HOT" 220VAC line 420 as a reference "ground", whereas ADC 153 may be tied to "NEUTRAL" 220VAC line 410. Thus, each of ADCs 143, 153 are tied to disparate ground levels. The present invention allows for relative calibration

between the ADCs despite the different grounding levels of the ADCs.

[40] While the preferred embodiment and various alternative embodiments of the invention have been disclosed and described in detail herein, it may be apparent to those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope thereof.

[41] For example, the invention described herein may be readily extended to more than two ADCs, where one ADC could be assumed to have no gain drift, and all others gain-calibrated with that ADC. For n ADCs, $n-1$ pairs of precision resistors may be provided.

16